Despite excellent high frequency and high speed performance, current-feedback operational ampli¯ers (CFOAs) generally exhibit poor common-mode rejection (CMRR) properties, which limit their utility [Analogue IC design: The currentÀmode approach, IEE Circuits and Systems Series, Peter peregrinus, 1990]. A novel current feedback operational ampli¯er (CFOA) with improved performance is presented. The proposed CFOA has a new current-cell [Novel currentfeedback operational ampli¯er Design Based on a°oating circuit technique, IEE Colloquium on Analogue Signal Processing, 1998], to bias the entire circuit, which achieves an incremental output resistance twice that of the well-known \Wilson" circuit. Simulation results of this new CFOA architecture indicate that the ampli¯er exhibits performance characteristics superior to those obtained with an established input architecture: in particular, the CMRR (common-mode rejection ratio) is 91 dB, and the d.c. o®set voltage less than 26 V.
Introduction
The majority of applications for the CFOA focus upon the video signal processing systems. The reasons are: Inherently good di®erential gain and phase performance together with two additional features, (a) the CFOA exhibits a constant closed-loop bandwidth for closed-loop voltage gains up to 10, and (b) the slew rate (SR) is extremely high.
All of these characteristics are due to the asymmetric class AB input stage and make the CFOA an extremely suitable ampli¯er for video and telecommunication systems.
Unfortunately other characteristics of the CFOA are inherently poorer than the conventional voltage-feedback operational ampli¯er (VFOA) such as the CMRR and input referred DC voltage o®set. 2 The asymmetric input stage architecture compared with the symmetric design of the VFOA is primarily responsible for the comparatively poor performance of the CFOA in CMRR and input referred DC voltage o®set, as discussed in Refs. 3 and 4.
The current conveyor has been around since the original design (which can be regarded as an ideal transistor), initially proposed by Smith and Sedra in 1968, 5 and later replaced by a more versatile second-generation device in 1970. 6 CFOA designs have mainly used bipolar transistors 7 due to their high transconductance values compared with their CMOS counterparts. The CFOA is not restricted by the conventional gain-bandwidth product constancy of a standard operational ampli¯er, and can o®er a much higher bandwidth solution than its voltage-feedback counterpart. 8 Current-feedback is used in high-frequency applications, where conventional operational ampli¯ers cannot be used, because conventional designs are limited by their gain-bandwidth product. 9 In theory, the current feedback is limited primarily by the f T of the transistors used in its design. Some applications where current-feedback is used today include RF-mixers, high-frequency precision recti¯ers, and medical applications such as electrical impedance tomography (EIT). 10 The simulation results presented in this paper show signi¯cant improvements in CMRR, PSRR, bandwidth, input-referred o®set voltage, as well as a desirable reduction in inverting input impedance, compared with what is obtainable with conventional CFOAs using bipolar transistors.
An Established Input Architecture
For comparison purposes, the schematic circuit of an established CFOA is shown in Fig. 1 .
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For simplicity in a¯rst-order analysis, the NPN and PNP transistors are assumed to have identical characteristics. Within the contour A, Q 1 together with its emitter load (bias current source I Q with output resistance r s Þ and Q 3 comprise an input half-circuit and this is considered further.
The other half-circuit, comprising Q 2 and its emitter load and Q 3 , behaves in an identical, complementary, manner. First of all, focusing on the CMRR, . Figure 2 , in which diode D1 represents the base-emitter junction of Q 1 , shows an equivalent circuit for A when a common-mode input signal, v cm , is applied. As far as the change, i, in the collector current of Q 3 is concerned, the circuit behaves like a 1:1 current mirror in which the rail supply is decreased in amount by v cm , so, i comprises two components, viz, Àðv cm =r s Þ due to the current change in D 1 and Àðv cm =r o Þ due to the change in collector emitter voltage across the common-emitter collector output resistance, r o , of Q 3 . Thus:
This neglects the current change in the collector-base resistance, r , of Q 3 but since r ) r o , 12 that is negligible. The common-mode current, i cm ,°owing in load impedance Z, in Fig. 1 , after being transmitted via the 1:1 current mirrors CM1, CM2 is double that given in Eq. (1), because of the complementary action of Q 2 , Q 4 hence 
In this equation g m (transconductance of Q 3 Þ ¼ I Q =V T , V T ð¼ KT =qÞ being the thermal voltage (%25 mV at room temperature). As with i cm , i dm is double that given by Eq. (3)
The approximation is valid as (2) and (4):
For the special case r s ¼ r o ,
This equation is applicable when I Q is the output of a simple current mirror, as is the case for Fig. 1 . Table 1 shows summaries of the variations of CMRR, A dm and A cm with changing values of r ce1 ; r ce2 ; r e1 , and r e2 . To test this theoretical result the circuit shown in Fig. 4 was simulated using SPICE. This was undertaken using Analog Devices XFCB device parameters, and the frequency responses of A dm ; A cm and CMRR were obtained (see which the Early voltages of the input transistors were four times greater than the actual AD-XFCB parameters. Although changing the values of V A in practice is virtually impossible, as a simulation exercise since r ce % V A =I CQ , comparison of the results does con¯rm the anticipated signi¯cance of r ce in determining the CMRR of the CFOA. In moving from Fig. 5 through to Fig. 7 the values of A cm decreased as expected by 6 dB, and A dm remain almost unchanged and the CMRR increased by 6 dB for each step in doubling of V A .
Consider, next, the o®set voltage, V os . This is the voltage at the emitter of Q 3 when Fig. 1 is connected as a unity-gain follower (V o connected to the inverting input) and V I is set to zero. Ideally V os ¼ 0, but in reality V os is¯nite (a few mV) because of mismatch in the V BE s of Q 1 , Q 3 . Finally, consider the SR. This, like V os , is measured in the unity-gain con¯guration with a resistance (typically between 750 and 2 k for 15 V rail supplies) 1 connected between V o and the inverting input, when a positive step voltage is applied at the noninverting input. Transistors Q 1 and Q 4 ( Fig. 1) tend to switch o® and the SR is limited by the current, I Q available at the base of Q 3 . Fig. 7 . A dm ; A cm and CMRR versus frequency, as in Fig. 6 , except that V A has been quadrupled for the input stage devices. 
New Current Source
In the current generator section of the bias circuit (Fig. 8) , the bu®er transistors Q 4 , Q 5 supply the base currents of the mirror transistors Q 1 , Q 2 . These base currents are e®ectively reused. The collector current of Q 5 compensates for the¯nite-error of the common-base output device, Q 7 , ensuring that the output current, I O , is close to the collector current, I, of Q 2 , which itself is very close in value to the input current, I S .
The base voltage of Q 7 could be maintained at three base-emitter voltage drops above earth potential by a separate circuit comprising three series-connected diodes driven by a current source requiring a current-de¯ning resistor. However, the need for that is circumvented by the present scheme. Thus, the collector current of Q 4 supplies the input to the simple PNP current-mirror, Q 10 , Q 11 .
The output of Q 11 , ampli¯ed by Q 9 , establishes a bias voltage at the base of Q 7 which ensures that V C2 ¼ V C1 , whatever the value of I S , in the operating current range used. This condition is necessary to obtain a direct-current transfer ratio ðI O =I S Þ close to unity. The circuit of Fig. 8 will be called a current-cell.
The Proposed CFOA
In the proposed CFOA of Fig. 9 , the contour \b" encloses the NPN version of the current-cell con¯guration of Fig. 8 , this and the PNP current-cell are supplied with a common input current, I Q , via the resistor R Q .
Since the action of the two current mirrors is the same, only one is considered here, NPN current cell. The output from cascode transistor Q 16 supplying the collector of transistor Q 24 is at a high level of incremental output resistance. The structure gives good gain accuracy, and low DC o®set voltage. Furthermore, the CMRR is greater than that of the conventional CFOA as a direct result of the cascoding action.
14 This increases the output resistance of the entire input stage, and e®ectively decreases the common-mode currents.
The AC gain-error and the o®set-voltage improvement in this circuit are mainly due to the close matching between the NPN transistors Q 25 , Q 23 , Q 27 , and Q 29 , and between the PNP transistors Q 26 , Q 30 , Q 24 , and Q 28 .
Circuit Performance
SPICE was used to verify the operation and performance of the circuit. The technology used in the simulation was the complementary bipolar XFCB process (from Analog Devices) for which the transistors have f T 's of 4 GHz.
The power supply voltages were set to AE3 V and were set to operate at a bias current, I Q , equal to 0.3 mA. For comparative assessment two CFOAs were simulated, namely (i) a conventional CFOA, 11 (ii) the new design shown in Fig. 9 . Both CFOAs were simulated with the same technology parameters, shown in Table 2 .
Particular parameter comparisons are shown graphically in Figs. 10À15. The input referred o®set voltage in the new CFOA was AE26 V at unity closed-loop gain. In the conventional CFOA, the simulated input o®set voltage was as high as AE10.6 mV at unity closed-loop gain and increased linearly with increasing closed-loop gain.
A consequence of improving the CMRR and the input referred o®set voltage is that the inverting input impedance is also reduced, as is the gain error at unity closed-loop gain, and the AC gain accuracy. The simulated CMRR of both CFOAs is shown in Fig. 10 . The conventional CFOA has a modest CMRR of 51 dB which is some 40 dB below the CMRR of the new CFOA, and the results are in line with the expected values for a common mode signal.
The frequency responses of the unity closed-loop gains of both CFOAs are shown in Fig. 11 . The bandwidth of both CFOAs, when con¯gured as unity closed-loop voltage gain ampli¯ers, are almost the same, with a slight improvement in the conventional CFOA. Furthermore, the AC gain accuracy of the new CFOA design is found to have a signi¯cantly better performance than the conventional CFOA. Figure 12 shows that the overall AC gain accuracy for the new CFOA is given as 1.5 mV, compared to 4 mV for the conventional CFOA. The majority of the characteristics of the new CFOA are signi¯cantly better than the conventional CFOA, with the notable exception of SR, which is lower. This is illustrated in Fig. 13 and also in Table 2 . However, this is not unexpected because generally a trade-o® exists between SR and CMRR in most CFOA designs, which can be seen in the published characteristics of commercially available devices.
Conclusions and Future Work
A new CFOA design, with improved DC and CMRR performance has been presented. The design is based on a new current-cell con¯guration for biasing the CFOA circuit. In comparison with the conventional CFOA, the input referred o®set voltage has been reduced, the CMRR increased signi¯cantly by some 40 dB. The closed-loop unity gain accuracy has been improved, and most of the other characteristics such as inverting input terminal input impedance.
The new CFOA design has a high CMRR with an acceptably high SR. The bene¯ts of greater accuracy, reduced DC o®set voltage, together with an architecture that has a high CMRR, make these CFOAs a welcome and useful addition to the analogue designer's tool kit.
Compared with other designs, the new CFOA is relatively simple in architecture with good performance and is easy to design. The primary disadvantage is that moderately high power supply voltages are required.
Before a silicon implementation of the proposed CFOA is produced, alternative circuit topologies are being explored to provide similar performance improvements in CMRR but with lower power supply operation, and this work will be reported in the near future.
